HN user

sdbbp

62 karma
Posts0
Comments21
View on HN
No posts found.
The Pretty Good House 4 years ago

Consider a separate architect to design the place with you. They can help find a general contractor to be the "builder", but also serve as an owner's representative to oversee construction intent. They want the design done well, as well.

0ThreadHN
RISC-V J extension – Instructions for JITs 4 years ago

This organization of functionality is intentional. It provides support for code modification orthogonal to instruction cache coherency support. The range of types of implementations of RISC-V is broad enough that imposing instruction cache coherency on all of them wouldn't be optimal. The I/D consistency proposal provides SW control now, while not requiring particular implementations.

Particular RISC-V Platform specs may end up requiring I/D coherency, like Arm is recommending in SBSA Level 6, but that's left for later, if ever.

0ThreadHN
Ask HN: Who is hiring? (September 2021) 5 years ago

Ventana Micro Systems | Software Engineer | San Francisco Area, Pune, Bangalore | ONSITE (except COVID-19) REMOTE (US, possible) VISA | Full Time | http://ventanamicro.com

We are a well-funded start-up, founded by seasoned industry veterans, that is developing a family of best-in-class, high-performance RISC-V CPU cores focused on a chiplet form factor. Start working now in the growing community around the open RISC-V instruction set architecture.

Software Engineer: Software development and performance optimization for high-performance embedded and server platforms. Various roles available. Work on compilers, language runtimes, operating system internals (Linux), device drivers, hypervisor, boot and runtime firmware, much of it open source. swjobs@ventanamicro.com

0ThreadHN
Ask HN: Who is hiring? (December 2020) 6 years ago

Ventana Micro Systems | Software or Design Verification Engineer | San Francisco Area, Pune, Bangalore | ONSITE (except COVID-19) REMOTE (US, possible) VISA | Full Time | ventanamicro.com

Ventana Micro Systems is a well-funded, early stage start-up, founded by seasoned industry veterans, that is developing a family of best-in-class, high-performance RISC-V CPU cores and compute subsystems. Start working now in the growing community around the open RISC-V instruction set architecture.

Candidates with significant experience in the following areas requested.

Software Engineer: Software development and performance optimization for high-performance embedded and server platforms. Various roles available. Work on language runtimes, operating system internals (Linux), device drivers, hypervisor, boot and runtime firmware. swjobs@ventanamicro.com

Design Verification Engineer: Functional design verification of CPU cores and related components. Focus on architecture and / or microarchitecture. Infrastructure, testplans, testbenches, test generation, coverage and debug. Simulation and formal. Work primarily in SystemVerilog, Python, C, and assembly. jobs@ventanamicro.com

0ThreadHN
Leslie Lamport: Video course on TLA+ 9 years ago

In my experience, writing a formal specification _once_ in TLA+ has shaped my mindset around architecture, implementation, and verification of distributed systems for the last 19 years. It's easier to provide feedback on most informal architecture specifications. It is easier to implement to a specification so as to have a higher confidence of compliance. It is easier to consider the state space of an architecture (distributed system) when in a testing/verification role.

0ThreadHN
Sometimes the bug isn't in your code, it's in the CPU 14 years ago

The amount of effort spent on what is generally called "functional verification" is much higher for hardware than for software. Also, the specifications tend to be clearer and the source code size is smaller than you might imagine.

0ThreadHN