Hazard3: 3-stage RV32IMACZb* processor with debug 2 years ago
Any ideas about why the cores have been included? The best I can come up with is de-risking shipping RISC-V by doing a trial run.
What are the rational use-cases for these cores, do they use less power?